Abstract-A phase-dependent gain-transition correlated double-sampling technique is proposed and applied to a 10-bit 75-MS/s pipelined analog-to-digital converter. This reduces the accumulation of predictive error of each multiplying digital-to-analog converter stage due to the finite gain of the operational amplifiers, without the need for additional capacitors and switches at the input. With a 10-MHz sinusoidal input, a prototype fabricated in a 0.13-µm CMOS process has a 56.90 dB signal-to-noise plus distortion ratio (SNDR) and a 64.57 dB spurious-free dynamic range (SFDR) at 75 MS/s. For a 37 MHz input at full sampling rate, the SNDR and SFDR are 55.01 and 60.77 dB, respectively. The IC has an active area of 0.65 mm 2 and consumes 32 mW with a 1.2 V supply.
I. INTRODUCTION
A NALOG-TO-DIGITAL converters (ADCs) are essential interfaces between the analog and digital systems. There are a number of different ADC architectures, designed for different mixed-signal VLSI systems. Among these architectures, a pipelined ADC can achieve a good balance between accuracy and conversion rate with low complexity and low power consumption. However, as the scale of CMOS processes continues to shrink, it has become difficult to improve or even maintain the accuracy of pipelined ADCs, because it relies on a high-gain operational amplifier (op-amp) and well-matched components. An immediate problem is that the combination of a deep submicrometer process and a low supply voltage makes it difficult to realize an op-amp with a high open-loop gain without sacrificing bandwidth [1] .
A promising method of compensation for op-amp gain error is the correlated double sampling (CDS) technique. This can increase accuracy without additional circuit complexity and power consumption [2] . CDS is effective in reducing the error due to the finite op-amp gain, because the error becomes inversely proportional to the square of that gain. This is equivalent to doubling the op-amp gain in decibels. Moreover, the op-amp offset is cancelled and the 1/ f noise is suppressed.
The principle of the CDS technique is to store the nonzero op-amp input voltage caused by the finite op-amp gain. This error voltage that is stored in a capacitor can then be used to cancel out the error in the next clock phase. Thus, CDS effectively increases the op-amp gain; but it requires threephase operation, which directly limits the conversion speed. To address this issue, a time-shifted CDS technique [3] , which requires only a two-phase operation, has been proposed. However, this technique accumulates prediction errors as the signal is transferred from one stage to the next. Time-aligned CDS [4] partially solves this problem by resetting the prediction errors between stages, while retaining two-phase operation. However, there is still a need for additional capacitors that limit speed and accuracy, as well as require extra die area and power consumption.
In this paper, we propose a novel phase-dependent gaintransition CDS technique, which is another efficient way to reduce prediction errors without using additional capacitors by utilizing a very low-gain op-amp. We reduce the prediction error by providing a slightly higher DC gain during the preamplifying phase, although this is still much lower than the gain of conventional op-amps commonly used in pipelined ADCs. To provide high gain, we apply the partially switched op-amp technique [5] , in which auxiliary regulating amplifiers are turned on and are simply attached to the low-gain op-amps of the amplifying phase to form the folded cascode with the regulated gain-boosting amplifiers. In this way, we reduce the design effort and minimize the additional power consumption. Using the proposed method, we can also reduce the signaldependent offset effectively at the sub-ADC, which allows dynamic comparators to replace the switched-capacitor (SC) comparators used in previous CDS techniques. To demonstrate the effectiveness of this approach, a 10-bit 75-MS/s pipelined ADC has been designed and fabricated in a 0.13-µm CMOS process with a supply of 1.2 V.
The rest of this paper is organized as follows. In Section II, we briefly review existing CDS techniques. In Section III, we describe our 10-bit pipelined ADC architecture, together with the phase-dependent gain-transition CDS technique. Measurement and comparison results are summarized in Section IV and we make some concluding remarks in Section V. 
II. PRIOR CDS TECHNIQUES
The most important component of a pipelined ADC is the multiplying digital-to-analog converter (MDAC) that performs sampling, amplifying, and subtraction. The performance of this block usually determines both the accuracy and the maximum operating speed of the entire ADC. A single-ended version of the capacitor flip-around implementation of a 1.5-bit MDAC designed for fast conversion [6] is shown in Fig. 1 .
In practice, the gain of any op-amp is finite, and this introduces an error term into the charge balance equations. Thus, the output of an MDAC with a finite-gain op-amp can be written as follows:
where V in is the input voltage sampled during the odd clock phase, and V R is {± V REF , 0}, depending on the output of the sub-ADC. The error resulting from the finiteness of the gain is expressed as follows:
Because this error e is inversely proportional to the op-amp gain A, it reduces the overall linearity of the ADC. Thus, the gain of a practical op-amp should be as high as possible. It is difficult to achieve high gain while maintaining a reasonable bandwidth in a deep submicrometer technology. One way to overcome the reduction in gain caused by deep submicrometer processes is to use the CDS technique. This allows us to reduce the offset and the 1/ f noise of the opamp, and hence to mitigate the effect of finite gain. The threephase CDS architecture is the simplest implementation suitable for a 1.5-bit MDAC stage [3] . Unfortunately, it has some drawbacks. First, three-phase CDS MDAC requires a faster clock to operate at the same speed as an equivalent two-phase SC MDAC. Second, a faster clock requires the settling time of the op-amp to be shorter. Furthermore, the three-phase CDS requires two sets of capacitors in the sampling phase, which doubles the loading capacitance and increases the settling time. These factors make the three-phase CDS technique unsuitable for high-speed operation.
The situation would improve if a CDS MDAC could operate with two phases. This can be achieved by the time-shifted CDS technique [3] , which allows the CDS to be incorporated into a pipelined ADC. Fig. 2 shows MDAC that uses time-shifted CDS [3] . It performs presampling and sampling in different clock phases to avoid the need for additional capacitive loading, and hence requires only two phases.
In the odd phase, the capacitors C S and C F sample the actual input voltage V in . Meanwhile, C S_P and C F_P generate the predictive output V o_p . The error due to the finite gain is stored in C I . During the even phase, C S and C F sample V o as C S_P and C F_P sample the predictive voltage from the predictive stage. The error e caused by the finite gain is expressed as follows [3] :
The inverse proportionality between e and A 2 allows the timeshifted CDS technique to reduce the error caused by the finite gain of the op-amp, like three-phase CDS. Some weak points remain in the time-shifted CDS technique. An error in the predictive output of each stage accumulates as the signal is transferred from stage to stage. Additionally, the op-amp is never reset during operation, which causes a memory effect that limits the accuracy of a pipelined ADC.
The time-aligned CDS technique [4] , shown in Fig. 3 , addresses these weaknesses. There are still only two phases, but now the prediction error is reset instead of being accumulated. The two sets of capacitors C A s and C P s sample the actual input V in during phase 1 . Prediction is performed by C P in phase 2 , and then the capacitor C A amplifies the signal and transfers the residue to the next stage. Accuracy is improved by the use of prediction information obtained from the previous phase. Meanwhile, at the (n + 1)th clock phase, the other capacitor C B samples the new input signal. Since this is the actual signal, there is no accumulation of error.
The drawback of time-aligned CDS is that it requires two sets of capacitors for sampling and one set for amplifying. This is one more set than time-shifted CDS, and it doubles the capacitive loading and increases settling time. Furthermore, the two sets of sampling capacitors C A/B s exchange their roles at each phase, so any mismatches among alternating pairs of capacitors limit the accuracy. This problem is addressed by the split-capacitor CDS technique [7] , which is a development of time-aligned CDS. But split-capacitor CDS requires the capacitor values to be scaled down by a factor of two in successive stages. Physical limitations and matching of the capacitors limit the number of stages that are possible. Fig. 4 is a block diagram of a 10-bit ADC which uses the phase-dependent gain-transition CDS technique. Our proposed 10-bit pipelined ADC is composed of a double-sampling sample-and-hold circuit, four 1.5-bit phase-dependent gaintransition CDS MDAC stages, two 2.8-bit MDAC stages, and a 2-bit Flash ADC. The first to fourth stages consist of time-shifted CDS-based MDAC stages that employ the phase-dependent gain-transition technique, and have a 1.5-bit stage architecture for simplicity. Since the accuracy requirement of the pipelined ADC is reduced as the residue signal propagates down the pipeline and the op-amps generally consume the most power, conventional 2.8-bit MDAC stage with single-stage op-amp [5] and 2-bit Flash ADC are used for the remaining stages and are scaled down to reduce their power consumption and area [8] . Reducing the number of pipelined stages by using multiple bits per stage decreases the power consumption. After the final Flash ADC, the digital outputs are gathered at a digital correction circuit that uses redundancy to eliminate offset errors in the comparator.
III. PHASE-DEPENDENT GAIN-TRANSITION CDS
Our circuit follows previous realizations of the partially switched op-amp technique [5] , except that the boosting amps of the single-stage amplifier are switched, instead of switching the second-stage op-amp of a two-stage amplifier. Fig. 5 shows how our MDAC adopts the phase-dependent gain-transition technique. During the preamplifying phase, the MDAC operates in high-gain mode; the boosting amp is switched on and the predictive output of the MDAC has a relatively low gain error. This is because the DC gain is higher than that achieved in previous CDS techniques, even though it is less than that of a conventional op-amp. During this preamplifying phase, the error due to the finite gain is stored in C I . Then, in the amplifying phase, operating in low-gain mode, the boosting amplifier is switched off to reduce power consumption, and the output error of the MDAC is corrected using the error stored during the previous phase.
The unequal gain of each phase of the circuit shown in Fig. 5 affects the error, which can be determined by combining charge conservation analysis of each individual phase. Let time n be clock phase 1 , when the DC gain is A 1 ; and let time n + 1 be clock phase 2 , when the DC gain is A 2 . Assuming that C F = C F_P and C S = C S_P , then the sum of the charges Q 1 , Q 2 , and Q 3 on the corresponding capacitors C S , C F , and C I in clock phase 2 equals the sum of the charges Q 1 , Q 2 , and Q 3 on capacitors C S , C F , and C I in clock phase 1 , which we can write as follows:
Assuming that the polarity of the charge going into the inverting input of the op-amp is positive, we expand this charge conservation equation according to the voltages and capacitances from our circuit as follows:
Rearranging this equation to express the voltage across capacitor C I in clock phase 2 , we obtain
The output voltage V o of the next clock phase can be derived as
Then the output voltage for the next clock phase can be derived from (6) and (7) and is written as
Equation (8) expresses the relationship between the input and the output. The first term represents the ideal response and the second term represents the error. Considering that the 1/ f noise is high-pass filtered, we see that the constant offset in the error term is cancelled. Since V o (n + 1) remains very close to V o (n), this greatly reduces the effect of the finite gain, and hence improves the linearity of the ADC. The error caused by the finite gain can be expressed for practical purposes as follows:
If we compare (9) to (3), we see that the squared gain term A 2 is now replaced by the product of A 1 (op-amp's gain of the preamplifying phase, where A 1 > A) and A 2 (op-amp's gain of the amplifying phase, where A 2 < A). Thus, (8) and (9) The DC gain and bandwidth of the op-amp determine the accuracy and conversion rate achievable by a pipelined ADC. It is quite challenging to design a high-gain op-amp to operate at a supply voltage which is so low that telescopic cascode transistors are no longer feasible. The op-amp topology used in the pipeline stages is shown in Fig. 6 . For a given DC gain, a folded cascode operational transconductance amplifier (OTA) provides a larger output swing and input common-mode range than those of a telescopic OTA without serious loss of speed, although the folded cascode topology consumes more power. Fig. 6(b) shows the folded cascode op-amp, configured to use regulated cascode devices: regulation amplifiers based on a common-gate input structure allow a large swing in the output signal. If the gain-bandwidth product (GBW) of the regulated amplifier is larger than the dominant pole of the unregulated op-amp, the regulation does not have a significant effect on the op-amp bandwidth. However, it introduces a pole-zero doublet, which may slow down the settling to a remarkable extent [9] . Therefore, the GBW of the regulation amplifier should be larger than the closed-loop bandwidth of the op-amp. Our phase-dependent gain-transition technique is implemented by switching the bias voltages V b 2 and V b 3 from the bias generator between the folded cascode op-amp and the gain-boosting regulated cascode devices. The regulated cascode gain-boosting stages are turned on and the bias voltages V b 2 and V b 3 are disconnected during the prediction phase. Simulation results in Table I show that the gain of the op-amp is around 45 dB and the current consumption is 3 mA. Then, during the amplification phase, the gain-boosting stages are turned off and the bias voltages V b 2 2 mA. Switching the regulated amplifiers allows the power consumption of the pipelined stage of our phase-dependent gain-transition CDS MDAC to be reduced by approximately 15%. Since this MDAC is the dominant consumer of power, the use of partially switched op-amps significantly reduces the power consumption of the entire ADC as well as the prediction error.
In previous CDS techniques, the MDAC in the main pipeline used the digital code generated by the sub-ADCs in the predictive pipeline, because the analog input signal cannot be converted into a digital code during both phases. This is equivalent to putting a signal-dependent offset to the sub-ADCs in the main pipeline. Although pipelined ADCs employing digital correction can tolerate large offsets in the sub-ADCs (±V ref /4 for a 1.5-bit per stage structure), the accumulation of error in the later stages of the pipeline may cause the digital correction to overflow, degrading the linearity of the overall ADC. However, since our technique extensively reduces the accumulation of error during the high-gain preamplifying phase compared with the previous CDS techniques, the equivalent signaldependent offset at the sub-ADC is reduced. This allows us to use dynamic comparators instead of the SC comparators used in previous CDS techniques.
The sub-ADC for the first four pipelined stages consists of two fully differential comparators. In the 1. The comparator operates on two-phase nonoverlapping clocks and consists of a dynamic comparator and an output latch, as shown in Fig. 7 . Based on matching and common-mode charge injection errors, the value of C is chosen as small as possible, which is approximately 50 fF. During phase 2 , the subtracting network samples using capacitor C, while the input terminal at capacitor 3C is shorted, giving a differential of zero. During phase 1 , the input signal V in is applied to the input terminals of both capacitors, producing a differential voltage proportional to V in -V ref /4 to appear across the inputs of the dynamic comparator. This architecture consumes no static power. 
IV. EXPERIMENTAL RESULTS

A. Measurement Results
The proposed ADC was fabricated in a 0.13-µm single-poly eight-metal CMOS process with MIM capacitors. The prototype, shown in Fig. 8 , occupies an active area of 0.65 mm 2 . Fig. 9 shows the differential nonlinearity (DNL) and integral nonlinearity (INL) characteristics of the ADC, obtained from code-density measurements. The DNL is +0.4/−0.53 LSB and the INL is +1.1/−0.82 LSB.
The measured fast Fourier transform (FFT) spectrum is shown in Fig. 10 . The input frequency is 15.1 MHz and the sampling rate is 75 MHz. The signal-to-noise plus distortion ratio (SNDR) is 56.8 dB and the spurious-free dynamic range (SFDR) is 63.9 dB. Fig. 11 shows the relationship of the measured SNDR and SFDR with the input frequency. At a sampling rate of 75 MHz, with a 10-MHz sinusoidal input to the ADC, the measured SNDR and SFDR are 56.90 and 64.57 dB, respectively. The effective number of bits (ENOB) is 9.16. Near the Nyquistrate frequency, the SNDR and SFDR are 55.01 and 60.77 dB, respectively, and the ENOB is around 8.85. Fig. 12 shows the measurements of SNDR and SFDR plotted against the sampling frequency, with the input frequency fixed at 10 MHz. As the sampling frequency increases beyond 75 MHz, the SNDR and SFDR start to deteriorate.
The measured power consumption, including that of the internally integrated bandgap reference and voltage reference circuitry, was 32 mW when operating at 75 MS/s with a Nyquist-rate input and a 1.2-V power supply. The IC measurement setup includes external low-pass and bandpass filters at the inputs to suppress the harmonics and noise from the test signal generator. A transformer provides clean single-todifferential input signal conversion. With a 1.2-V supply and a 0.6 V common-mode voltage, the op-amp swings 1 V peak to peak, while the two references from the voltage reference block are 0.85 and 0.35 V.
Table II summarizes the measured performance of the ADC prototype at room temperature. The figure-of-merit (FOM) of an ADC, which is defined as the energy used in each conversion step, may be expressed in terms of power as follows: 
B. Comparison Results
Table III compares our design with some previously published ADC designs incorporating CDS concepts in terms of the ENOB and other metrics. For our design, we have included the results with and without switching for gain transition.
The FOM of our proposed ADC is 0.91 pJ/conversion while operating at a supply voltage of 1.2 V. It is implemented in a 0.13-µm CMOS process and has the best ENOB among other results.
With the same design, turning on the regulation amplifiers for every phase has a minor increase in ENOB compared with the proposed architecture. However, the power consumption of the entire ADC is increased around 15%. The sampling speed does not change because of the speed limitation of the preamplifying phase. Since op-amp is the dominant source of power consumption, using partially switched op-amps [5] reduces the power consumption of the entire ADC as well as the prediction error. In the switched-op-amp technique, the operating speed is limited due to slow transients from the opamp being switched on and off. On the other hand, partially switched op-amp mitigates this problem.
In comparison with the time-shifted CDS technique [3] , although the sampling frequency is higher than our design, the phase-dependent gain-transition CDS reduces the predictive accumulation error and increases ENOB effectively. In comparison with time-aligned CDS technique [4] , [7] , although this technique resets predictive accumulation error, it requires one more set of capacitors and hence reduces the resolution because of physical limitations and matching of the capacitors. From these results, we conclude that our technique enhances the accuracy effectively without the need for additional capacitors and switches in the input stage.
V. CONCLUSION
We presented a fully differential phase-dependent gaintransition CDS technique which compensates for very low amplifier gain in a 1.2-V 10-bit 75-MS/s pipelined ADC. The prediction error was reduced by providing a higher DC gain in the prediction phase. This in turn lowered the signal-dependent offset at the sub-ADC, permitting dynamic comparators to replace the SC comparators used in other CDS techniques.
